The VLSI CAD technology has been used for development of fuzzy logic based electronic hardware. Most of the existing standard cell liberties commercially available from various VLSI CAD vendors do not include any generic standard cells library to support fuzzy logic hardware. In this paper VLSI standard cells for a membership function circuit , Max circuit, Min circuit and defuzzification circuit are introduced.
INTRODUCTION
nURING the sixties, Professor Lotfi Zadeh, of the University of California at V Berkeley, put forward the proposition that vagueness is an aspect of uncertainty that is different from randomness. He proposed a mathematical way of looking at the intrinsic vagueness of the natural human language; he called his approach "fuzzy logic". The objective of fuzzy logic has been to make computers "think" like humans and remove the barrier between us and the full utilization of computer capabilities.
Fuzzy control is based on fuzzy logic; a logical system that is much closer in spirit to human thinking and natural language than traditional logical systems. The fuzzy logic controller (FLC), based on fuzzy logic, provides a means of converting a linguistic control strategy based on expert knowledge into an automatic control strategy [1] , [2] . The basic configuration of an FLC, shown in Fig. (1) , consists of three main components that are used to reach a crisp solution to a specific problem [3] , [ Various approaches have been proposed to implement fuzzy controllers in either software or hardware. Hardware implementation of fuzzy logic is the solution to applying fuzzy logic techniques in real time complex applications. In this paper standard VLSI cells that can be used in hardware implementation of fuzzy controllers are introduced.
THE NEED FOR STANDARD CELLS IN FUZZY LOGIC HARDWARE
The VLSI CAD technology has been used for the development of fuzzy logic electronic hardware. Most of the existing standard cell liberties commercially available from various VLSI CAD vendors ( Compass VTI, Mentor Graphics, Synopsys, ViewLogic, etc. ) do not include any generic standard cells library to support fuzzy logic devices to give boost to VLSI designers engaged in fuzzy logic hardware development. The standard cells may be designed such that minimum silicon area achieved as possible without affecting the precision requirement. The standard cell library may include : min. and max. circuits, membership function circuit, defuzzification circuit (weightage block), etc [5] . In the next section, a small effort towards fuzzy logic cell standards is introduced.
MEMBERSHIP FUNCTION CELL
The fuzzification block in an FLC involves a domain transformation where crisp inputs are transformed into fuzzy inputs . To do this, membership functions must be first determined for each input . Once membership functions are assigned , fuzzification takes a real-time input value such as temperature, pressure,...,etc., and compares it with the predefined membership function information to produce fuzzy input values [6] , [7] .
The shape of a membership function affects the fuzzy process in subtle ways. For example , a function's shape directly affects the time and space requirements for fuzzification. Membership functions can take several different shapes; trapezoidal and triangular are most frequently used. Although other shapes (e.g. bell-shaped functions) may be more representative of natural occurring phenomena , they are generally more difficult to implement [8] . Figure ( 2) shows a proposed membership function circuit which based on two differential pairs (DP1 and DP2) coupled with a common active load [9 ] . The definition of the implemented MFC is dependent on the reference voltages Vr1,Vr2, ransconductance parameters p 1 and p 2 of DP1 and DP2 and current Iss. By changing the values of these parameters in the circuit presented , the membership function can have different shapes, slopes and positions on the voltage axis (Universe of discourse). Proceedings of the 2nd ICEENG Conference, 23-25 Nov. 1999
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For example, we can get a triangular shape when Vr1+T1 equals Vr2-T2 where Ti is the value of the input voltage of the ascending and descending boundary related to Vr1 and Vr2 from the following equation:
where J3 is the transconductance parameter of the MOSFETs in DP1 and DP2 with j=1 and j=2 ; respectively [12] and the current sources Iss1 and Iss2 in DP1 and DP2 are ideal and identical ( Iss1=Iss2=Iss ).
MEMBERSHIP FUNCTION CIRCUIT

Fig (2) The membership function circuit
The same function changes to an S-or Z-shape type if Vr1 is equal to the highest potential in the circuit (i.e.,Vdd) or Vr2 is equal to the lowest potential (i.e., Vss); respectively . The positive and negative slopes of the membership function are mainly determined by the transconductance parameter of the MOSFETs in DP1 and DP2 ; respectively as shown in Fig (3) .
Vi Fig. (3) Four types of membership functions
The VLSI layout design of the membership function circuit of Fig(3) was performed with the aid of the L-EDIT program Version 5.13. The design is based on the MOSIS's Orbit Semiconductor n-well 2.0 I.Lm CMOS process with: technology = SCNA (Scalable CMOS N-well Analog) and Lambda =1.0 lArri [10] , [11] . The layout design is optimized manually to have min silicon area ( 42 .tm x 47 rim ).
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Fig. (4) VLSI layout design of a single membership function circuit
To test the layout design of Fig. (4) ,we have extracted a PSpice compatible circuit file which is produced by L-Edit V5.13/Extract V2.06 program. This file has then been simulated using PSpice , the simulation result is shown in Fig. (5) . It is clear that the transfer function of Fig. (5) Fig. (5) Simulation result for the proposed VLSI layout
MIN AND MAX CELLS
The fuzzy inference engine is the heart of the fuzzy logic controller. Using Mamdani's inference technique, the inference is completed by a set of intersection and union operations which are realized by minimum (min) and maximum (max) circuits. These circuits are implemented using CMOS analog technology in voltage mode as shown in Fig. (6) . The two-input max circuit consists of two NMOS devices M1 , M2 and a current source Is , realized by a single MOSFET M3. Two inputs are connected to the gates of M1 and M 2 separately, the output Vt -n. x which is connected to the common source of the input devices, has always the bigger value of the two inputs V1 and V2 with an offset voltage Voff Vmax = max (V, , V2) ± Voff Fig. (7) The simulation results of the max and min circuits Symmetrically, a min operator can be easily implemented by using PMOS devices. As indicated in Fig. (8) . The output voltage of this circuit is
The VLSI Layout of the max and min cells are designed to achieve minimum area and similarity as shown in Fig.(8) ( The output of a fuzzy inference engine is a fuzzy set which represents the possible distribution of the control action. For practical use, crisp control output is usually required. Thus a defuzzification inference is necessary to convert the inferred fuzzy control action into a non-fuzzy (crisp) value.
Among the suggested defuzzification strategies, the center of gravity (COG) method is the most commonly used. In the case of a discrete universe, the crisp output variable (Z) can be calculated as :
Elic(z,)
Where : K is the number of discrete fuzzy elements; p.c(z,) is the inferred (or final )membership function related to the ith singleton z, in the consequent z. i.e. the weight of z1 for the final output computation.
The theoretical analysis and experimental results have proved that the COG strategy has good steady state performance. An FLC based on the COG method generally yields lower mean square error than that based on other methods [12] .
Several solutions have been proposed to build defuzzification circuits with COG method [13] . In most cases, a division circuit is used. However, this needs a relatively large design area. To avoid this, a defuzzification circuit which calculates the center of gravity without employing a division circuit is shown in Fig (10 Fig. (10) The defuzzification circuit
As shown in the above figure the implementation is based on the a voltage followeraggregation circuit. For a K-term defuzzification, K transconductance amplifiers (A1 to AK ) are used to aggregate the input V1 to VK. They represent the values of K singleton terms in the consequence part of the fuzzy inference system. Assume that the transconductance of an amplifier Ai is G; , i.e. G1 for Al , G2 for A2 ,GK for AK , then the current from the it amplifier A, to the common point Vow is :
I, = Gi (V, -Vow) (5) Based on Kirchhoffs current law, the sum of the current I; coming from the Kamplifiers is zero. Thus we have : K EG, *V,
This means that the output voltage of the circuit Vc,"t is the average of the inputs V. The contribution of each input to the output is weighted by the transconductance of the corresponding amplifier G ,where :
as lss = I; input current to the transconductance amplifier K' transconductance parameter W width of the input device L length of the input device This means, the tranconductance G, of an amplifier operates in its linear region, and that a voltage-current converter (VCC) circuit converts an input voltage U; into a current I; with a square law, as shown in Fig. (11) 
Then the output of the defuzzification circuit will be : U; * v, Vogl -"
(1 0 ) U. -1 The layout of the defuzzification cell under consideration of minimum area is shown in Fig.(12) 'toss Fig (12) VLSI layout of the defuzzification cell CONCLUSION A step towards VLSI standard cells for fuzzy logic based systems has been achieved here. Although the VLSI CAD technology has been used for development of fuzzy logic based electronic hardware, until now, most of the existing standard cell liberties commercially available from various VLSI CAD vendors do not include any generic standard cells library to support fuzzy logic hardware So we introduce a suggestion for standard cells for Membership function circuit, Min circuit, Max circuit (which used in inference engine design) , and Defuzzification circuit. The introduced cells have the following features :
• Small silicon area. • Modularity. • Versatility. • Full CMOS implementation.
